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Design and simulations of the 100 kW, 2 MHz amplifier required for the 3 MeV test 


























1. GENERAL CONSIDERATIONS 
 
This amplifier is meant to heat the hydrogen plasma of the H- source required for the 
3 MeV, test stand and, in future, the Linac 4 and possibly the SPL. Energy is inductively 
transferred to the plasma by a coil that is suspended from ground and sits at ~ 100 kV. 
From the specifications (Table 1) we see that the power amplifier has to supply a peak 
power of 100 kW but the duty cycle is low. In the case of operation in the 3 MeV, test 
stand, the 1 ms RF burst is repeated at 2 Hz (duty-cycle 0.2 %). In future the repetition 
rate is expected to increase drastically to 50 Hz bringing the duty-cycle to 5 %. The 
following design is based on this last figure so that the duty cycle increase will only 
require upgrading of the power supplies and cooling. 
 
Table 1 – Main amplifier specifications 
Frequency Tunable at 2 ± 0.2 MHz 
Bandwidth ≥ 10 kHZ 
Output power 100 kW 
Input / output impedance 50 Ω 
Pulse length 1 ms 
Repetition rate 2 Hz    ≡ 3MeV Test Stand 
2 Hz    ≡ Linac 4 
50 Hz    ≡ SPL 
2nd and 3rd harmonic component <20 dBc 
 
Among the different tubes available on the market, the Thales RS1084CJ seems to be 
well suited for this task. It has already been proved that it can reliably provide peak 




2. ANODE CIRCUIT 
 
From the constant current curves of the selected tube it can be seen that at: 
 
VG-K=0 V, VS=1500 V and VA=3 kV   ≡ IAM ≥ 40 A. 
 
In first approximation, for Class C operation and high Q resonant anode circuit, the 
expected first harmonic component of the anode current is: 
 
IA ~ IAM / 2 = 20 A. 
 
Therefore to achieve the required power the peak plate voltage swing and load are: 
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VA = POUT / IA =2·105 / 20 = 10 kV                 RA = VA/ IA = 500 Ω 
 
To allow some margin for the achievable output power, the anode load has been set at: 
 
RA = 700 Ω 
 
The impedance transformation of the load RL=50 Ω into the required anode resistance 
RA = 700 Ω is achieved using a transformer made from coaxial cable. This allows a 
practical and compact implementation of the anode RF choke. The tube output 
capacitance, measured to be CA~80 pF including the socket and overall circuitry, is 
resonated at 2 MHz by the transformer inductance (79.2 μH). About half of this value is 
due to the tube and the rest comes from the physical component layout. The anode 
resonator Q value is low (Q~ω·CA·RL~0.7) so that small variations in tube capacitance 
will not require re-tuning of the anode circuit.  
The anode transformer physical dimensions do not allow the achievement of unit 
coupling factor among the coils. The equivalent circuit includes therefore a non-
negligible leak inductance that has also to be compensated. The overall equivalent anode 
circuit is shown in figure 1 together with the measured and simulated response. 
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Figure 1 – Anode circuit 
 
 
The DC blocker and HT input filter is made with 2 nF, 30 kV capacitors. 13 units are 
used for the DC blocker and 5 units for the HT filter. 
 
 
3. GRID CIRCUIT 
 
The tube input capacitance, including the socket, is  
 
CIN ~ 450 pF 
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Considering the miller effect, the best resonant conditions found with Spice simulations 
imply the use of a 13 μH inductor. This inductor is also used to implement a 1 to 3 input 
transformer to match the 50 Ω input to a grid de-Qing resistor 
 
RG ~ 450 Ω 
 
Using 4C65 ferrite cores (23.6X13.4X5.1 mm, S = 2.6·10-5 m2, Al = 0.087 μH/n2) and 
limiting the induction to BMax ≤ 35 mT the product Number of cores x number of turns 
required for 210 Vpeak excitation and 2 MHz is 
 
N x n ≥ 18 
 
Using three stacked cores, 6 turns on the high impedance side and 2 turn on the low 
impedance side the impedance transformation ratio and BMax conditions are respected 
with an inductance slightly lower than required leaving the possibility of retuning the 
circuit by adding a 200 pF capacitor. 
The drive power for maximum output and class AB operation (VGBIAS=-210 V, IAo= 6 A) 
is then limited to  
PIN = 210^2/(2•450) ~ 50 W 
 
 
4. SIMULATED OVERALL RESPONSE 
 
The amplifier simplified schematic is shown in figure 2. The tube model, derived from 
constant current curves and listed in figure 3, nicely agrees with published data as shown 
in Table 2 where IA vs. VG at different VA are listed. 
 
Table 2 – Comparison of data sheets and spice model of tube 













IA data sheets 
[A] 
-340 0.04 0 0.16 0 0.25 0 
-300 0.1 0 0.4 0.2 0.6 0.5 
-200 3.5 3 5.6 6 7 8 
-100 19 20 24 25 28 28 
-40 31 32 37 38 41 41 
0 40 41 46 48 50 52 
 
With 18 kV HT anode supply, simulations give an output power of 130 kW with the tube 
biased in Class AB (VGBIAS=-210 V, IAo= 6 A and VRF=200 V). The HT supply current is 
then: 
IHT ~ 16 A 
If we assume that this current is supplied by an energy storage capacitor during 1.2 ms 
and a voltage drop of 1000 V is allowed, the minimum required capacitance is: 
CHT ~ 20 μF 
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For 2 Hz and 50 Hz repetition rate the power supply shall thus provide the following 
average currents: 
40 mA @ 2 Hz - 1 A @ 50 Hz 
 
 
Figure 2 – Amplifier simplified circuit 
 
*RS1084CJ with 1500v Ug2 
.SUBCKT RS1084CJ-1500VS 10 20 30 50 ;(CATH GRID 
ANODE SCREEN)  
*I sources for cath.,screen,grid,anode as fn(Vg,Va)--------- 
Gk 40 14 value = 
{v(2,10)*(V(1,10)+(V(30,10)/V(3,10)))};cathode  
Gs 50 15 value = {v(4,10)*v(5,10)*v(2,10)};screen I 
Gg 20 12 value = {v(6,10)*1};grid I 
Ga 30 13 value = {v(2,10)*(i(vmk)-i(vms)-i(vmg))};anode I 
*tables(construct from constant I curves) ------------ 
*E1=sum Is+Ia+Ig (=Ik) as fn Vg at Va=0--------- 
E1 1 10 table {V(20,10)} = (-290,0) (-250,0.5) (-210,2) (-175,5) 
(-145,10) (-85,20) (-40,30) (5,40) (45,50) (85,60) (130,70) 
(175,80) 
*E3=gives slope of Ik with Va for different Vg when substit. in 
Gk----- 
E3 3 10 table {V(20,10)} = (-500,50meg) (-320,200k) (-
300,25K) (-240,6k) (-220,4400) (-160,2000) (-140,1500) (-
40,1300) (130,1100) 
*E2 truncates all I for -ve Va ----------- 
E2 2 10 table {V(30,10)} = (30,0) (100,1) 
*E4 & E5 decribe Is as fn(Va,Vg=0v) & (Is as multip 
f(Vg,Va=.5kV) --------- 
E4 4 10 table {v(30,10)} = (1100,12) (1200,8) (1700,4) (2300,2) 
(3300,1) (4.8K,0.5) (10k,.2)  
E5 5 10 table {v(20,10)} = (-290,0) (-270,0.025) (-250,0.0625) (-
210,0.125) (-170,0.25) (-100,0.05) (0,1) (100,1.5) 
*E6=grid I as fn(Vg) 
E6 6 10 table {v(20,10)} = (0,0) (10,.5) (20,1)  
*Electrode capacitances 
Ckg2 10 50 12pF 
Cka 30 10 0.3pF 
Cag1 30 20 1.9pF 
Cg1k 20 10 136pF 
Cg1g2 50 20 165pF 
Cag2 30 50 43pF  
* Dummy resistors across table nodes 
Rd1 1 10 1MEG 
Rd2 2 10 1MEG 
Rd3 3 10 1MEG 
Rd4 4 10 1MEG 
Rd5 5 10 1MEG 
Rd6 6 10 1MEG 
Rd40 40 10 1 
Rd50 50 10 1MEG 
* I meas.voltmeters 
Vms 15 10 0 
Vmk 14 10 0  
Vma 13 10 0 
Vmg 12 10 0  
.ENDS 
Figure 3 - RS1084 model for VS=1500 V 
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Figure 4 – Time domain simulation results  
 
 
Figure 5 – Frequency response  
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5. OUTPUT MATCHING CAPACITOR (C1)  
 
The output matching capacitor C1 is a sensitive device that has to stand high RF voltage 
(8 kV) and current (70 A). For reliable operation the design voltage is assumed to be 
12 kV. The construction will use a coaxial geometry (fig.6) with Teflon isolation (to limit 
the dissipated power) between the cylinders and if needed, the terminations will be 
covered with araldite. The loss factor of Teflon at 1 MHz is 
 
0002.0tan ≈δ  
 
For the required capacitance (700 pF) the equivalent series resistance and the power 
dissipated in the capacitor are 
 
025.0tan ≈⋅= CRS ω





















C   [W] 
 
The electric fields involved in the structure will be kept around 70 % of the maximum 
admissible for Teflon (23.6 kV/mm) and the araldite will provide a discharge path such 
that the surface field will stay below the standard design limit of 500 V/mm. The 
following table lists the dimensions and parameters for the capacitor: 
 
Table 3 – Capacitors parameters (fields for 200 kV applied voltage) 
















d   
[mm] 
r   
[mm] 
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⋅+⋅⋅⋅≈ π − ⋅εε  
h and r >> d;  
Figure 6 – Capacitor structure and parameters 
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The two cylinders will be assembled by heating the external one so as to exploit the 
thermal dilatation. A minimum change in diameter ΔΟD=0.7 mm is required in the 
assembly operation which takes place in about 2 minutes. The linear thermal expansion 
of aluminium is α=23 10-6 so that for a maximum heating temperature TMAX=350 °C and 










Δ= −α  
 
which is compatible with the selected dimensions. 
The cooling speed must also be evaluated to ensure enough time for the assembly 








⋅⋅−⋅−+= )(  
where:  
• k: is thermal conductivity per surface unit from metal to air expressed in 
kcal/(hour·m2·K). Typical values range from 3 to 30. Calculations suggest 
that the value should stay below 10 and for safety k=20 has been adopted. 
• SU: exchange surface in m2   
• CTH: thermal capacity (volume·specific weight·specific heat). 
 Al specific weight= 2700 kg/m3  
 Al specific heat= 0.22 kcal/kg·K 
 
Table 4 lists the parameters used for the calculation and fig.7 show the evolution of 
dimensions and temperature as function of time.  
 
Table 4 – Capacitors parameters for cooling time calculations 
C   
[pF] 
s      
[mm] 













ΔOD=0.5 mm after 
2 min.  cooling       
[ °C] 































Figure 7 – Capacitor temperature and ΔOD vs. time 
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6. DRIVER CHAIN, REGULATION AND PROTECTIONS 
 
A dedicated RF generator will produce the excitation signal that will be amplitude 
modulated according to the control signal generated by the AVC Loop electronics. 
When triggered, this module will establish the RF signal at the amplitude defined by 
‘P FWD’ reference. Should the reflected power reach the limit set by the ‘P REF’ 
reference, the driving signal amplitude will be limited so as not to exceed the limit. 
The resulting RF signal will then be boosted by 4 W (PS/RF-HC3331) and a 100W 
(EDA-00099) amplifiers before the power stage. 
The final stage will also be protected against cathode over-currents. This interlock 
rapidly (<100μs) acting on the screen grid bias, the 100 W driver gain and the AVC 




























Figure 8 – Regulation and protections block diagram 
 
